

GENERAL DESCRIPTION

This chapter gives an overview of the 262-pin SO-DDR5 memory modules product family and describes its main characteristics.

FEATURES

- VDD=VDDQ=1.1V +/- 0.06V
- VPP = 1.8V, -125mV/+250mV
- On-die, internal, adjustable VREFDQ generation
- 1.1V pseudo open-drain I/O
- TC maximum up to 95°C – 32ms, 8192-cycle refresh up to 85°C – 16ms, 8192-cycle refresh at >85°C to 95°C
- 32 internal banks (x4, x8): 8 groups of 4 banks each
- 16 internal banks (x16): 4 groups of 4 banks each
- 16n-bit prefetch architecture
- 1 cycle/2 cycle command structure
- 2n mode
- All bank and same bank refresh
- Multi-purpose command (MPC)
- CS/CA training mode
- ECC transparency and error scrub
- Decision feedback equalization (DFE)
- Loopback mode
- Command-based non-target (NT) nominal, DQ/DQS park, and dynamic WR on-die termination (ODT)
- sPPR and hPPR capability
- JEDEC JESD-79.5 compliant

Information for Compliant Products

Product Type	Compliance Code
IND-ID5N48SP16X	16GB DDR5-4800 40/40/40/82
IND-ID5N52SP16X	16GB DDR5-5200 42/42/42/83
IND-ID5N56SP16X	16GB DDR5-5600 46/46/46/90
IND-ID5N60SP16X	16GB DDR5-6000 38/46/46/90

Pinout

262-Pin DDR5 SODIMM Front						262-Pin DDR5 SODIMM Back					
Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol
1	VIN_BULK	89	V _{SS}	175	CB3_B	2	HSA	90	V _{SS}	176	CB2_B
3	VIN_BULK	91	DQ30_A	177	V _{SS}	4	HSCL	92	DQ31_A	178	V _{SS}
5	RFU	93	V _{SS}	179	DQ0_B	6	HSDA	94	V _{SS}	180	DQ1_B
7	PWR_GOOD	95	CB0_A	181	V _{SS}	8	PWR_EN	96	CB1_A	182	V _{SS}
9	V _{SS}	97	V _{SS}	183	DQ2_B	10	V _{SS}	98	V _{SS}	184	DQ3_B
11	DQ0_A	99	CB2_A	185	V _{SS}	12	DQ1_A	100	DQS4_A_c	186	V _{SS}
13	V _{SS}	101	V _{SS}	187	DM0_B_n	14	V _{SS}	102	DQS4_A_t	188	DQS0_B_c
15	DQ2_A	103	CB3_A	189	V _{SS}	16	DQ3_A	104	V _{SS}	190	DQS0_B_t
17	V _{SS}	105	V _{SS}	191	DQ4_B	18	V _{SS}	106	CS0_A_n	192	V _{SS}
19	DM0_A_n	107	CA0_A	193	V _{SS}	20	DQS0_A_	108	ALERT_n	194	DQ5_B
21	V _{SS}	109	CA1_A	195	DQ6_B	22	DQS0_A_	110	CS1_A_n	196	V _{SS}
23	DQ4_A	111	V _{SS}	197	V _{SS}	24	V _{SS}	112	V _{SS}	198	DQ7_B
25	V _{SS}	113	CA2_A	199	DQ8_B	26	DQ5_A	114	CA3_A	200	V _{SS}
27	DQ6_A	115	CA4_A	201	V _{SS}	28	V _{SS}	116	CA5_A	202	DQ9_B
29	V _{SS}	117	V _{SS}	203	DQ10_B	30	DQ7_A	118	V _{SS}	204	V _{SS}
31	DQ8_A	119	CA6_A	205	V _{SS}	32	V _{SS}	120	CA7_A	206	DQ11_B
33	V _{SS}	121	CA8_A	207	DQS1_B_c	34	DQ09_A	122	CA9_A	208	V _{SS}
35	DQ10_A	123	V _{SS}	209	DQS1_B_t	36	V _{SS}	124	V _{SS}	210	DM1_B_n
37	V _{SS}	125	CA10_A	211	V _{SS}	38	DQ11_A	126	CA11_A	212	V _{SS}
39	DQS1_A_c		KEY	213	DQ12_B	40	V _{SS}		KEY	214	DQ13_B
41	DQS1_A_t	127	CA12_A	215	V _{SS}	42	DM1_A_n	128	RFU	216	V _{SS}
43	V _{SS}	129	V _{SS}	217	DQ14_B	44	V _{SS}	130	V _{SS}	218	DQ15_B
45	DQ12_A	131	CK0_A_t	219	V _{SS}	46	DQ13_A	132	CK1_A_t	220	V _{SS}
47	V _{SS}	133	CK0_A_c	221	DQ16_B	48	V _{SS}	134	CK1_A_c	222	DQ17_B
49	DQ14_A	135	V _{SS}	223	V _{SS}	50	DQ15_A	136	V _{SS}	224	V _{SS}
51	V _{SS}	137	CK0_B_t	225	DQ18_B	52	V _{SS}	138	CK1_B_t	226	DQ19_B
53	DQ16_A	139	CK0_B_c	227	V _{SS}	54	DQ17_A	140	CK1_B_c	228	V _{SS}
55	V _{SS}	141	V _{SS}	229	DM2_B_n	56	V _{SS}	142	V _{SS}	230	DQS2_B_c
57	DQ18_A	143	RFU	231	V _{SS}	58	DQ19_A	144	CA12_B	232	DQS2_B_t
59	V _{SS}	145	CA11_B	233	DQ20_B	60	V _{SS}	146	CA10_B	234	V _{SS}
61	DM2_A_n	147	V _{SS}	235	V _{SS}	62	DQS2_A_c	148	V _{SS}	236	DQ21_B
63	V _{SS}	149	CA9_B	237	DQ22_B	64	DQS2_A_t	150	CA8_B	238	V _{SS}
65	DQ20_A	151	CA7_B	239	V _{SS}	66	V _{SS}	152	CA6_B	240	DQ23_B
67	V _{SS}	153	V _{SS}	241	DQ24_B	68	DQ21_A	154	V _{SS}	242	V _{SS}
69	DQ22_A	155	CA5_B	243	V _{SS}	70	V _{SS}	156	CA4_B	244	DQ25_B
71	V _{SS}	157	CA3_B	245	DQ26_B	72	DQ23_A	158	CA2_B	246	V _{SS}
73	DQ24_A	159	V _{SS}	247	V _{SS}	74	V _{SS}	160	V _{SS}	248	DQ27_B
75	V _{SS}	161	CS0_B_n	249	DQS3_B_c	76	DQ25_A	162	CA1_B	250	V _{SS}
77	DQ26_A	163	RESET_n	251	DQS3_B_t	78	V _{SS}	164	CA0_B	252	DM3_B_n
79	V _{SS}	165	CS1_B_n	253	V _{SS}	80	DQ27_A	166	V _{SS}	254	V _{SS}
81	DQS3_A_c	167	V _{SS}	255	DQ28_B	82	V _{SS}	168	CB0_B	256	DQ29_B
83	DQS3_A_t	169	DQS4_B_c	257	V _{SS}	84	DM3_A_n	170	V _{SS}	258	V _{SS}
85	V _{SS}	171	DQS4_B_t	259	DQ30_B	86	V _{SS}	172	CB1_B	260	DQ31_B
87	DQ28_A	173	V _{SS}	261	V _{SS}	88	DQ29_A	174	V _{SS}	262	V _{SS}

Pin Descriptions

Symbol	Type	I/O Level	Description
CK_t, CK_c	Input	V _{DDQ}	Clock: CK_t and CK_c are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK_t and negative edge of CK_c.
CA[12:0]_A CA[12:0]_B	Input	V _{DDQ}	Command/Address Inputs: CA signals provide the command and address inputs according to the Command Truth Table. Note: Since some commands are multi-cycle, the pins may not be interchangeable between devices on the same bus. The address inputs also provide the op-code during MODE REGISTER SET commands. The DDR5 component CA13 pin is strapped (connected) to either V _{SS} or V _{DDQ} depending on the strapped state of MIR. Refer to Address Mapping to DRAM (page 8) for detail.
CS[1:0]_A CS[1:0]_B	Input	V _{DDQ}	Chip Select: All commands are masked when CS_n is registered HIGH. CS_n provides for external rank selection on systems with multiple ranks. CS_n is considered part of the command code. CS_n is also used to enter and exit the parts from power down mode and self refresh mode. While not in self refresh mode the CS_n input buffer operates with the same ODT and V _{REF} parameters as configured by the CA_ODT strap setting or mode register. When in self refresh, the CS_n is a CMOS rail-to-rail signal with DC HIGH and LOW at 80% and 20% of V _{DD} .
ALERT_n	Output	V _{DDQ}	Alert: If there is an error in CRC, then ALERT_n drives LOW for the period time interval and returns HIGH. During connectivity test mode, this pin functions as an input. Usage of this signal is system-dependent. In the case where this pin is not connected, ALERT_n must be bonded to V _{DDQ} on the system board.
RESET_n	CMOS Input	V _{DDQ}	Active Low Asynchronous Reset: Reset is active when RESET_n is LOW, and inactive when RESET_n is HIGH. RESET_n must be HIGH during normal operation. RESET_n is a CMOS rail-to-rail signal with DC HIGH and LOW at 80% and 20% of V _{DDQ} .
PWR_GOOD	Input/ Output	V _{DDQ}	Power Good Indicator: Open drain output. The PMIC ensures this pin HIGH when VIN_Bulk input supply, as well as all enabled output buck regulators and all LDO regulators tolerance threshold is maintained as configured in the appropriate register. The PMIC drives this pin LOW when VIN_Bulk input goes below the threshold or when any of the enabled output buck regulator exceeds the thresholds configured in the appropriate register or when any LDO output regulator exceeds the threshold configured in the appropriate register. As an input, the PMIC disables its output regulator when this pin is LOW. The LDO outputs remain on.
HSCL	Input	V _{OUT_1.8V} or V _{OUT_1.0V}	Host Sideband Bus Clock: Bus clock used to strobe data into HUB device. When open drain, a pull-up resistor is required on the system motherboard.

Symbol	Type	I/O Level	Description
HSDA	Input/ Output	VOUT_1.8V or VOUT_1.0V	Host Sideband Bus Data: I2C/I3C-Basic data. When open drain, a pull-up resistor is required on the system motherboard.
HSA	Input	GND	Host Sideband Bus Device ID: Address input to a hub or other client device to distinguish between identical devices in the I3C basic address range. Tied to GND, HSA has different resistor values on the motherboard to identify DIMM slot address. Refer to the SPD Hub spec for more information.
DQ[31:0]_A DQ[31:0]_B	Input/ Output	V _{DDQ}	Data Input/Output: Bidirectional data bus. If CRC is enabled via the mode register, then CRC code is added at the end of data burst. Any DQ from DQ0–DQ3 may indicate the internal V ^{REF} level during test via mode register setting MR4 A4 = HIGH. Refer to the vendor-specific data sheets to determine which DQ is used.
CB[3:0]_A CB[3:0]_B	Input/ Output	V _{DDQ}	ECC Check Bits Input/Output: Bidirectional data bus.
DQS[4:0]_A_t DQS[4:0]_B_t DQS[4:0]_A_c DQS[4:0]_B_c	Input/ Output	V _{DDQ}	Data Strobe: Output with read data, input with write data. Edge-aligned with read data, centered in write data. The data strobe DQS_t is paired with differential signals DQS_c, respectively, to provide differential pair signaling to the system during reads and writes. DDR5 SDRAM only supports differential data strobe. It does not support single-ended strobe.
DM[3:0]_A_n DM[3:0]_B_n	Input	V _{DDQ}	Input Data Mask: DM_n is an input mask signal for write data. Input data is masked when DM_n is sampled LOW coincident with that input data during a write access. DM_n is sampled on both edges of DQS. For x8 device, the function of DM_n is enabled by MR5:OP[5] = 1.
VIN_BULK	Supply		External Power Supply: 5V, 4.25V (min), 5.5V (max)
PWR_EN	Input		PMIC Enable: When this pin is HIGH, the PMIC turns on the regulator. When this pin is LOW, the PMIC turns off the regulator. This signal is connected to the PMIC's VR_EN pin.
V _{SS}	Supply		Ground
RFU			Reserved for future use. No on DIMM electrical connection is present.
NC			No connect: No internal electrical connection is present.
NF			No function: May have internal connection present, but has no function.

Operating Temperature Range

Symbol	Parameter	Rating	Units	Notes
T_{OPR}	Normal Operating Temperature Range	0 ~ 85	°C	1,2,3
	Extended Temperature Range (Optional)	85 ~ 95	°C	1,2,3,4

NOTE 1 Operating Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JESD51-2 standard.


NOTE 2 The Normal Temperature Range specifies the temperatures where all DRAM specifications will be supported. During operation, the DRAM case temperature must be maintained between 0 to 85°C under all operating conditions.

NOTE 3 Operating Temperature for 3DS needs to be derated by the number of DRAM dies as: $[T_{OPER} - (2.5^{\circ}\text{C} \times \log_2 N)]$, where N is the number of the stacked dies.

NOTE 4 Some applications require operation of the DRAM in the Extended Temperature Range between 85°C and 95°C case temperature. Full specifications are supported in this range, but the following additional conditions apply:

- Refresh commands must be doubled in frequency, therefore reducing the Refresh interval tREFI to 3.9us. It is also possible to specify a component with 1X refresh (tREFI to 7.8us) in the Extended Temperature Range. Please refer to supplier's datasheet and/or the DIMM SPD for option availability.
- If Self-Refresh operation is required in the Extended Temperature Range, then it is mandatory to either use the Manual Self-Refresh mode with Extended Temperature Range capability (MR2 A6=0b and MR2 A7=1b) or enable the optional Auto Self-Refresh mode (MR2 A6=1b and MR2 A7=0b). Please refer to the supplier's datasheet and/or the DIMM SPD for Auto Self-Refresh option availability. Extended Temperature Range support and tREFI requirements in the Extended Temperature Range.

Physical Dimensions



Note:
All dimensions are in millimeters[mils] and should be kept within a tolerance of ± 0.15 [6], unless otherwise specified.

※Above Picture is for reference only!

Units: Millimeters